(19) JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11) Publication number: **58177510 A**

(43) Date of publication of application: **18.10.83**

(51) Int. Cl **G11B 5/09**
H03K 13/24

(21) Application number: **57059762**

(22) Date of filing: **12.04.82**

(71) Applicant: **COMPUT BASIC MACH TECHNOL RES ASSOC**

(72) Inventor: **SASAKI MASATERU**

(54) CODE CONVERTING CIRCUIT

COPYRIGHT: (C)1983,JPO&Japio

(57) Abstract:

PURPOSE: To realize word code conversion without using any ROM by providing an input register, code converting circuit, and output register, and alternating input timing and output timing.

CONSTITUTION: NRZ Data Din is inputted to a shift register and a circuit 35 performs the acquisition of synchronism. The output Q of an FF24 synchronizes with a clock 1.5F.CLK to function as a load shift enable signal LSE. This signal when going down to a logical level 0 opens a load shift switching gate (NOR gate) 27. An AND gate 29 discriminates the mode of the NRZ data and its output S is impressed to a presetting circuit 37. The counted value of a counting circuit 36 indicates the extent of the bit shifting of the shift register 28. The NRZ data is code-converted asynchronously with the clock and loaded into a register 28 in parallel. This conversion is performed by a code converting logical circuit 38. The circuit 36 sends out a load shift switching output LS', which is passed through the switching gate 27 to obtain a load shift switching output LS, alternating loading and shifting successively.